


MYALL2 Block Diagram



Project Code	PCB
91.4G901.001	06203-MP

CPU DC/DC ISL6262 37 ~ 38	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0.844~1.3V 27A

SYSTEM DC/DC MAX8744 35	
INPUTS	OUTPUTS
DCBATOUT	3D3V_S5 5V_S5
APL5331-KAC APL5912-KAC APL5308-25AC 40	
INPUTS	OUTPUTS
1D5V_S5 1D8V_S3 3D3V_S5 3D3V_S0	1D05V_S0 1D5V_S0 1D5V_S5 2D5V_S0
APW7057-KC TPS51100DGQ APL5331-KAC 41	
INPUTS	OUTPUTS
5V_S5 5V_S5 5V_S5 1D8V_S0	3D3V_S5 1D8V_S3 0D9V 1D2V_S0

CHARGER ISL6255 42	
INPUTS	OUTPUTS
DCBATOUT	BT+ 16.8V 3A

PCB Layer Stackup	
L1: Signal 1	
L2: VCC	
L3: Signal 2	
L4: Signal 3	
L5: GND	
L6: Signal 4	

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
BLOCK DIAGRAM		
Size	Document Number	Rev
	MYALL2	MP
Date: Tuesday, April 11, 2006	Sheet 1 of 57	

ICH7M Integrated Pull-up and Pull-down Resistors

EE_DIN,EE_DOUT, GNT[3:0], GPIO[25], GNT[4]#/GPIO48, GNT[5]#/GP017, PME#, LAD[3:0]#/FW[3:0]#, LAN_RXD[2:0]	ICH7 internal 20K pull-ups
LDRQ[0], LDRQ[1]/GPIO[41], PWRBTN#, TP[3]	
DD[7], DDREQ	ICH7 internal 11.5K pull-downs
ACZ_BIT_CLK, ACZ_RST#, ACZ_SDIN[2:0], ACZ_SDOUT,ACZ_SYNC, DPRSLPVR/GPIO16, EE_CS,SPI_ARB, SPI_CLK, SPKR,	ICH7 internal 20K pull-downs
USB[7:0][P,N]	ICH7 internal 15K pull-downs
SATALED#	ICH7 internal 15K pull-up
LAN_CLK	ICH7 internal 100K pull-down

ICH7M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

ICH7M Functional Strap Definitions

Signal	Usage/When Sampled	Comment
ACZ_SDOUT	XOR Chain Entrance/ PCIE Port Config bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h)
ACZ_SYNC	PCIE bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
EE_CS	Reserved	This signal should not be pull high.
EE_DOUT	Reserved	This signal should not be pull low.
GNT2#	Reserved	This signal should not be pull low.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT5#/ GPIO17#, GNT4#/ GPIO48	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT5# is MSB, 01-SPI, 10-PCI, 11-LPC.
DPRSLPVR	Reserved	This signal should not be pull high.
GPIO25	Reserved. Rising Edge of RSMRST#.	This signal should not be pull low.
INTVRMEN	Integrated VccSus1_05 VRM Enable/Disable. Always sampled.	Enables integrated VccSus1_05 VRM when sampled high
LINKALERT#	Reserved	Requires an external pull-up resistor.
REQ[4:1]#	XOR Chain Selection. Rising Edge of PWROK.	TBD, Chapter 8.
SATALED#	Reserved	This signal should not be pull low.
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH7 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK	This signal should not be pull low unless using XOR Chain testing.

954305D 27Mhz/LCDCLK Spread and Frequency Selection Table

SS3 Byte9 bit 7	SS2 bit6	SS1 bit5	SS0 bit4	Spread Amount%
0	0	0	0	-0.50 Down
0	0	0	1	-1.00 Down
0	0	1	0	-1.50 Down
0	0	1	1	-2.00 Down
0	1	0	0	-0.75 Down
0	1	0	1	-1.25 Down
0	1	1	0	-1.75 Down
0	1	1	1	-2.25 Down
1	0	0	0	+ -0.25 Center
1	0	0	1	+ -0.5 Center
1	0	1	0	+ -0.75 Center
1	0	1	1	+ -1.0 Center
1	1	0	0	+ -0.25 Center
1	1	0	1	+ -0.5 Center
1	1	1	0	+ -0.75 Center
1	1	1	1	+ -1.0 Center

PCI Routing

	IDSEL	INT -> PIRQ	REQ/GNT
7412	22	A->G, B->B, C->F, D->G	0
MiniPCI	21	A/C B/D -> E	1

Calistoga Strapping Signals and Configuration

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 011 = FSB667 others = Reserved
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 =Mobile CPU(Default)
CFG8	Reserved	
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default)
CFG[15:14]	Reserved	Reserved
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Global R-comp Disable (All R-comps)	0 = All R-comp Disable 1 = Normal Operation (Default)
CFG18	VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	DMI Lane Reversal	0 = Normal operation (Default):lane Numbered in order 1 =Reverse Lane,4->0,3->1 ect...
CFG20	SDVO/PCIE Concurrent	0 = Only SDVO or PCIE x1 is operational (Default) 1 =SDVO and PCIE x1 are operating simultaneously via the PEG port
SDVOCRTL_DATA	SDVO Present	0 = No SDVO Card present (Default) 1= SDVO Card present

NOTE: All strap signals are sampled with respect to the leading edge of the Calistoga GMCH PWORK in signal.

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Reference

Size

Document Number







Rev

MYALL2


MP

Date: Friday, March 24, 2006

Sheet 2 of 57



FSC	FSB	FSA	CPU	FSB
0	0	0	266M	X
0	0	1	133M	533M
0	1	0	200M	X
0	1	1	166M	667M
1	0	0	333M	X
1	0	1	100M	X
1	1	0	400M	X
1	1	1	Reserved	X



VCC_CORE_S0

VCC_CORE_S0

U34C		
A7	VCC[001]	AB20
A9	VCC[002]	AB7
A10	VCC[003]	AC7
A12	VCC[004]	AC9
A13	VCC[005]	AC12
A15	VCC[006]	AC13
A17	VCC[007]	AC15
A18	VCC[007]	AC17
A20	VCC[008]	AC18
A17	VCC[009]	AD7
B7	VCC[010]	AD9
B9	VCC[011]	AD10
B10	VCC[012]	AD12
B12	VCC[013]	AD14
B14	VCC[014]	AD15
B15	VCC[015]	AD17
B17	VCC[016]	AE9
B18	VCC[017]	AE10
B20	VCC[018]	AE12
C9	VCC[019]	AE13
C10	VCC[020]	AE15
C12	VCC[021]	AE17
C13	VCC[022]	AE20
C15	VCC[023]	AE10
C17	VCC[024]	AE12
C18	VCC[025]	AE13
D9	VCC[026]	AE15
D10	VCC[027]	AE17
D12	VCC[028]	AE18
D14	VCC[029]	AF20
D15	VCC[030]	
D17	VCC[031]	
D18	VCC[032]	
E7	VCC[033]	
E9	VCC[034]	
E10	VCC[035]	
E12	VCC[036]	
E13	VCC[037]	
E15	VCC[038]	
E17	VCC[039]	
E18	VCC[040]	
E20	VCC[041]	
F7	VCC[042]	
F9	VCC[043]	
F10	VCC[044]	
F12	VCC[045]	
F14	VCC[046]	
F15	VCC[047]	
F17	VCC[048]	
F18	VCC[049]	
F20	VCC[050]	
AA7	VCC[051]	
AA9	VCC[052]	
AA10	VCC[053]	
AA12	VCC[054]	
AA13	VCC[055]	
AA15	VCC[056]	
AA17	VCC[057]	
AA18	VCC[058]	
AA20	VCC[059]	
AB9	VCC[060]	
AC10	VCC[061]	
AB10	VCC[062]	
AB12	VCC[063]	
AB14	VCC[064]	
AB15	VCC[065]	
AB17	VCC[066]	
AB18	VCC[067]	

VCC[068]	AB20
VCC[069]	AB7
VCC[070]	AC7
VCC[071]	AC9
VCC[072]	AC12
VCC[073]	AC13
VCC[074]	AC15
VCC[074]	AC17
VCC[075]	AC18
VCC[076]	AD7
VCC[077]	AD9
VCC[078]	AD10
VCC[079]	AD12
VCC[080]	AD14
VCC[081]	AD15
VCC[082]	AD17
VCC[083]	AE9
VCC[084]	AE10
VCC[085]	AE12
VCC[086]	AE13
VCC[087]	AE15
VCC[088]	AE17
VCC[089]	AE18
VCC[090]	AF20
VCC[091]	
VCC[092]	
VCC[093]	
VCC[094]	
VCC[095]	
VCC[096]	
VCC[097]	
VCC[098]	
VCC[099]	
VCC[100]	

1D05V_S0
R170
0R0402-PAD

C245
SCD1U10V2KX-4GP

Layout Note

1D5V_VCCA_S0
C553
SCD01U16V2KX-3GP

H_VID[6..0] >>> H_VID[6..0] 37
C554
SC4D7U6D3V3KX-GP


R198
100R2F-L1-GP-U
VCC_SENSE 37

R199
100R2F-L1-GP-U
VSS_SENSE 37


Layout Note:
VCCSENSE and VSSSENSE lines
should be of equal length.

Layout Note:
Provide a test point (with
no stub) to connect a
differential probe
between VCCSENSE and
VSSSENSE at the location
where the two 54.9ohm
resistors terminate the
55 ohm transmission line.


VCC_CORE_S0



1D05V_S0



VCC_CORE_S0



U34D


A4	VSS[001]	VSS[082]	P6
A8	VSS[002]	VSS[083]	P21
A11	VSS[003]	VSS[084]	P24
A14	VSS[004]	VSS[085]	R5
A16	VSS[005]	VSS[086]	R22
A19	VSS[006]	VSS[087]	R25
A23	VSS[007]	VSS[088]	T1
A26	VSS[008]	VSS[089]	T4
B6	VSS[009]	VSS[090]	T23
B8	VSS[010]	VSS[091]	T26
B11	VSS[011]	VSS[092]	U3
B13	VSS[012]	VSS[093]	U6
B16	VSS[013]	VSS[094]	U21
B19	VSS[014]	VSS[095]	U24
B21	VSS[015]	VSS[096]	V2
B24	VSS[016]	VSS[097]	V5
C5	VSS[017]	VSS[098]	V22
C8	VSS[018]	VSS[099]	V25
C11	VSS[019]	VSS[100]	W1
C14	VSS[020]	VSS[101]	W4
C16	VSS[021]	VSS[102]	W23
C19	VSS[022]	VSS[103]	W26
C22	VSS[023]	VSS[104]	Y6
C25	VSS[024]	VSS[105]	Y21
D1	VSS[025]	VSS[106]	Y24
D4	VSS[026]	VSS[107]	AA2
D8	VSS[027]	VSS[108]	AA5
D11	VSS[028]	VSS[109]	AA8
D13	VSS[029]	VSS[110]	AA11
D16	VSS[030]	VSS[111]	AA14
D19	VSS[031]	VSS[112]	AA16
D23	VSS[032]	VSS[113]	AA19
D26	VSS[033]	VSS[114]	AA22
E3	VSS[034]	VSS[115]	AA25
E6	VSS[035]	VSS[116]	AB1
E8	VSS[036]	VSS[117]	AB4
E11	VSS[037]	VSS[118]	AB8
E14	VSS[038]	VSS[119]	AB11
E16	VSS[039]	VSS[120]	AB13
E19	VSS[040]	VSS[121]	AB16
E21	VSS[041]	VSS[122]	AB19
E24	VSS[042]	VSS[123]	AB23
F5	VSS[043]	VSS[124]	AB26
F8	VSS[044]	VSS[125]	AC3
F11	VSS[045]	VSS[126]	AC6
F13	VSS[046]	VSS[127]	AC8
F16	VSS[047]	VSS[128]	AC11
F19	VSS[048]	VSS[129]	AC14
F2	VSS[049]	VSS[130]	AC16
F22	VSS[050]	VSS[131]	AC19
F25	VSS[051]	VSS[132]	AC21
G4	VSS[052]	VSS[133]	AC24
G1	VSS[053]	VSS[134]	AD2
G23	VSS[054]	VSS[135]	AD5
G26	VSS[055]	VSS[136]	AD11
H3	VSS[056]	VSS[137]	AD13
H6	VSS[057]	VSS[138]	AD16
H21	VSS[058]	VSS[139]	AD19
H24	VSS[059]	VSS[140]	AD25
J2	VSS[060]	VSS[141]	AE1
J5	VSS[061]	VSS[142]	AE4
J22	VSS[062]	VSS[143]	AE8
J25	VSS[063]	VSS[144]	AE11
K1	VSS[064]	VSS[145]	AE14
K4	VSS[065]	VSS[146]	AE16
K23	VSS[066]	VSS[147]	AE19
K26	VSS[067]	VSS[148]	AE23
L3	VSS[068]	VSS[149]	AE26
L6	VSS[069]	VSS[150]	AF3
L21	VSS[070]	VSS[151]	AF6
L24	VSS[071]	VSS[152]	AF9
M2	VSS[072]	VSS[153]	AF11
M5	VSS[073]	VSS[154]	AF13
M22	VSS[074]	VSS[155]	AF16
M25	VSS[075]	VSS[156]	AF19
N1	VSS[076]	VSS[157]	AF21
N4	VSS[077]	VSS[158]	AF24
N23	VSS[078]	VSS[159]	
N26	VSS[079]	VSS[160]	
P3	VSS[080]	VSS[161]	
	VSS[081]	VSS[162]	


BGA479-SKT6-GPU1











緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title		CPU (2 of 2)	
Size	Document Number	Rev	MP
Date: Thursday, March 30, 2006		Sheet 5 of 57	








緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: GMCH (4 of 5)
Size: Document Number: MYALL2
Date: Friday, March 24, 2006

Rev: MP
Sheet: 9 of 57








PARALLEL TERMINATION



Decoupling Capacitor










Figure 10 shows the pin connections for the SRNOJ-7-GP components (RN54, RN50, RN56, RN52, RN57, RN53) connected to the LVDS and GMCH signals. The connections are as follows:


- SRNOJ-7-GP RN54 (LMA):**
 - Pin 1: LVDS_TXACLK+
 - Pin 2: LVDS_TXAOUT0+
 - Pin 3: LVDS_TXAOUT1+
 - Pin 4: LVDS_TXAOUT2+
- SRNOJ-7-GP RN50 (G72):**
 - Pin 1: GMCH_TXAOUT0+
 - Pin 2: GMCH_TXAOUT1+
 - Pin 3: GMCH_TXAOUT2+
 - Pin 4: GMCH_TXAOUT1-
- SRNOJ-7-GP RN56 (LMA):**
 - Pin 1: LVDS_TXAOUT1+
 - Pin 2: LVDS_TXAOUT0+
 - Pin 3: LVDS_TXAOUT1-
 - Pin 4: LVDS_TXAOUT0-
- SRNOJ-7-GP RN52 (G72):**
 - Pin 1: GMCH_TXBOUT0+
 - Pin 2: GMCH_TXBOUT1+
 - Pin 3: GMCH_TXBOUT2+
 - Pin 4: GMCH_TXBOUT1-
- SRNOJ-7-GP RN57 (LMA):**
 - Pin 1: LVDS_TXBOUT1+
 - Pin 2: LVDS_TXBOUT0+
 - Pin 3: LVDS_TXBOUT1-
 - Pin 4: LVDS_TXBOUT0-
- SRNOJ-7-GP RN53 (G72):**
 - Pin 1: GMCH_TXBOUT2+
 - Pin 2: GMCH_TXBOUT1+
 - Pin 3: GMCH_TXBOUT2-
 - Pin 4: GMCH_TXBCKL+

The diagram also shows the connection of the 4-pin connector to the LVDS and GMCH signals:

- Pin 8: LVDS_TXAOUT2+
- Pin 7: LVDS_TXAOUT1-
- Pin 6: LVDS_TXAOUT0-
- Pin 5: LVDS_TXBCKL+
- Pin 8: LVDS_TXBCKL-
- Pin 7: LVDS_TXBOUT2+
- Pin 6: LVDS_TXBOUT1-





CRT I/F & CONNECTOR




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



Hsync & Vsync level shift



DDC_CLK & DATA level shift




TV CONN




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title	CRT/TV Connector		
Size	Document Number	Rev	MP
Date	Thursday, March 30, 2006	Sheet 14 of 57	











CD-ROM Connector





For HDD & SATA both



Put near SATA2 Connector

HDD Connector

SATA Connector






Dummy when use IDE

? 0 Ohms close to SATA2 Connector


SATA PN : 20.F0794.066
PATA PN : 20.E0021.222

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
HDD and CDROM	
Size	Document Number
	MYALL2
Date: Thursday, March 30, 2006	Sheet 20 of 57
Rev	MP


ME : 20.F0777.022




BLUETOOTH MODULE



EC21 put near
BLUE1 / all
USB put one
choke near
connector by
EMI request




1st source: 20.D0197.104








MDC 1.5 CONNECTOR

CHANGE TO AZ






2nd source: 20.F0604.012




緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: RTL8111B	
Size: MP	Document Number: MYALL2
Date: Thursday, March 30, 2006	
Sheet 22 of 57	

WWW.AliSaler.Com



 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Haichia, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
MINI CARD / 1394 / CARD READER	
Size	Rev
Document Number	MP
MYALL2	
Date: Friday, March 31, 2006	Sheet 26 of 57

PCMCIA Socket




Cardbus I/F


CBB_D[15..0] <<> CBB_D[15..0] 24,25
CBB_A[25..0] <<> CBB_A[25..0] 24,25

CBB_IORD# 24
CBB_IOWR# 24
CBB_OE# 24
CBB_WE# 25
CBB_REG# 24
CBB_RDY 25
CBB_WP 25
CBB_RESET 25
CBB_WAIT# 25
CBB_INPACK# 25

CBB_CE1# 24
CBB_CE2# 24
CBB_BVD1# 25
CBB_BVD2# 25
CBB_CD1# 25
CBB_CD2# 25
CBB_VS1# 25
CBB_VS2# 25




Power switch




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.


Title	PCMCIA	Rev	MP
Size	Document Number		
Date	Thursday, March 30, 2006	Sheet	27 of 57
	MYALL2		




AUDIO OP AMPLIFIER




LINE IN



LINE OUT




Internal Speaker



1st source: 20.D0197.104

MIC IN







緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	AUDIO AMP AND JACK		
Size	Document Number	Rev	MP
Date	Thursday, March 30, 2006	Sheet 29 of 57	


16,24,25 PCI_AD[31..0] <<< PCI_AD[31..0]




緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	MINI-PCI / AV-IN
Size	Document Number
Date	Thursday, March 30, 2006
Sheet	30 of 57
Rev	MP



Cover Up Switch





TOUCH PAD




2nd source: 62.40009.341

EMI Bypass cap.



Internet Button

Mail Button



POWER LED
FOR BUTTON
SIDE


MAIL LED
FOR
BUTTON
SIDE

Power Button

2nd source: 20.K0185.012

Program Button

E-Button




Internal KeyBoard CONN



CHECK KB SPEC. AND PIN DEFINE



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
BUTTONs / KB / TOUCHPAD			
Size	Document Number		Rev
	MYALL2		MP
Date: Thursday, March 30, 2006	Sheet 33	of	57



15,31,32 LPC_LAD[3..0] <<>> LPC_LAD[3..0]


GOLDEN FINGER FOR DEBUG BOARD



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			BIOS		
Size	Document Number				Rev
	MYALL2				MP
Date:	Thursday, March 30, 2006				Sheet 34 of 57

Run Power




Aux Power


3D3V_AUX_S5




CPU_CORE
Intersil ISL6262




Max8744 3D3V/5V



ISL6269_VGA_Core 1D0V




0D9V_S3




TPS51100

Charger_ISL6255



Adapter



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Power Block Diagram		
Size	Document Number		Rev		MP
	MYALL2				
Date:	Friday, March 24, 2006		Sheet	36	of 57


Place close to phase 1 choke

Place close to phase 1 choke

When test without cpu, change to 0 ohms

If VCC_SENSE and VSS_SENSE pins have pulled resistors to VCC_CORE_S0
==> Remove R44/R45/R46/R47.


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	CPU Vcore Power_1
Size	Document Number
Rev	MP
Date: Thursday, March 30, 2006	Sheet 37 of 57




I_{max}=44A

37 CPU_CORE << G100 GAP-CLOSE-PWR
37 CPU_GND << G101 GAP-CLOSE-PWR

If VCC_SENSE and VSS_SENSE pins have pulled resistors to VCC_CORE_S0
==> Remove R44/R45/R46/R47.




```
For TPS51120,
Vout=5V
1. If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
2. If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
3. If you use a 3.3uH inductor, the minimum ESR is 34m ohm.
Vout=3.3V
1. If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
2. If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
3. If you use a 2.5uH inductor, the minimum ESR is 27m ohm.
```




WWW.AliSaler.Com


Roc close high side MOS Drain pin



0D9V
Iomax=1A



Adaptor in to generate DCBATOUT



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AD/BATT CONN

Size



Document Number




MYALL2

MP


Date: Thursday, March 30, 2006

Sheet	43	of	57
-------	----	----	----






$$V_{out} = 0.75V * (R1 + R2) / R2$$



$$V_{out} = 0.75V * (R1 + R2) / R2$$



Panasonic V Size 330uF 2V
ESR=9mohm, Iripple=3.0A

<Variant Name>





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51124 / NVDD/1D2V**


Size: Document Number **MYALL2** Rev **MP**

Date: Thursday, March 30, 2006 Sheet 45 of 57

	GND	OPEN	V5FILT
TONSEL	230k/CH1 283k/CH2	283k/CH1 346k/CH2	346k/CH1 423k/CH2



Spread Spectrum





緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title			G72M CRT & TV OUT	
Size	Document Number	MYALL2		Rev
				MP
Date:	Thursday, March 30, 2006	Sheet	47	of 57


* "Place the differential termination resistor at the end of the transmission line"






Decoupling for left MEMORY
Place around the MEM



Decoupling for right MEMORY
Place around the MEM





[illegible][illegible]

STRAPS, Mechanical Parts

Hynix256MB :	R364_0	R93_1	R86_1	R91_1
Hynix128MB :	R364_0	R370_0	R86_1	R91_1
Hynix64MB :	R85_1	R370_0	R86_1	R91_1
Infineon256MB :	R364_0	R93_1	R86_1	R369_0
Infineon128MB :	R364_0	R370_0	R86_1	R369_0
Infineon64MB :	R85_1	R370_0	R86_1	R369_0

The schematic shows several resistors connected to specific signals:

- R357 (2KR2-GP G72) connects to MIOA_D1.
- R369 (10KR2J-3-GP G72_INFINEON) connects to MIOB_D0.
- R367 (10KR2J-3-GP DY) connects to MIOB_D1.
- R370 (10KR2J-3-GP G72_64_128MB_S) connects to MIOB_D8.
- R364 (10KR2J-3-GP G72_128_256MB_S) connects to MIOB_D9.
- A separate section shows resistors R84, R79, R83, R76 connecting to MIOB_D4, D7, G72, and D7 respectively.
- Another set includes R614 (DY), R75 (G72), R69 (D7), R63 (D7), and R77 (DY) connecting to MIOA_D0, D6, D8, D9, and MIOB_D7.

Bit SignalValuesMIOA_D1: SUB_VENDOR0 NO BIOS1 READ FROM BIOSMIOB_D0: RAM_CFG_0000 RFU1000 RFU0001 8Mx32 BGA 1.8V1001 RFU0010 RFU1010 RFU0011 RFU1011 RFU0100 4Mx32 BGA 1.8V1100 RFU0101 RFU1101 RFU0110 RFU1110 RFU0111 RFU1111 RFU0011 16MX16MIOB_D2: CRYSTAL_000 13.500 MHz01 14.31818 MHz10 27.000 MHz11 UNKNOWNMIOB_D6: CRYSTAL_1MIOA_D7: TV_MODE_000 SECAM01 NTSC10 PAL11 CRTMIOA_D10: TV_MODE_1MIOB_D4: PCI_DEVID_0MIOB_D5: PCI_DEVID_11000 (default 0x00FC)MIOB_D3: PCI_DEVID_2MIOB_D11: PCI_DEVID_30111 G72MV-----MIOA_D0: PEX_PLL_EN_TERM1000 ENABLED1 DISABLEDMIOA_D6: 3GIO_PADCFG_LUT_ADDR[0]0 DESKTOP1 MOBILEMIOA_D8: 3GIO_PADCFG_LUT_ADDR[1]MIOA_D9: 3GIO_PADCFG_LUT_ADDR[2]010 DEFAULT-----MIOD7: MOBIE_GPIO0 GPIO_PULLDN1 GPIO_FLOAT

For MEM strapping, Please use below table:

RAM_CFG[3:0]	Config	FB Bus Width	Definitions
0000	16Mx16 DDR2	64-bit	Elpida
0001	16Mx16 DDR2	64-bit	Samsung
0010	16Mx16 DDR2	64-bit	InFINEON
0011	16Mx16 DDR2	64-bit	HYNIX
0100	32Mx16 DDR2	64-bit	ELPIDA
0101	32Mx16 DDR2	64-bit	SAMSUNG
0110	32Mx16 DDR2	64-bit	INFINEON
0111	32Mx16 DDR2	64-bit	HYNIX

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title**G72M STRAPPING**

Date: Thursday, March 30, 2006Sheet 53 of 57

SizeDocument NumberRevMP
MYALL2

STRAPS, Mechanical Parts

Hynix256MB :	R364_0	R93_1	R86_1	R91_1
Hynix128MB :	R364_0	R370_0	R86_1	R91_1
Hynix64MB :	R85_1	R370_0	R86_1	R91_1

Infineon256MB :	R364_0	R93_1	R86_1	R369_0
Infeoni128MB :	R364_0	R370_0	R86_1	R369_0
Infeion64MB :	R85_1	R370_0	R86_1	R369_0

Schematic diagram illustrating the mechanical parts and their electrical connections. The diagram shows various resistors (R) connected to different signals (MIOA_D0-D11, MIOB_D0-D11). Specific component values are noted next to some resistors, such as G72, DY, S, and HYNIX.

Bit Signal Values
MIOA_D1: SUB_VENDOR 0 NO_BIOS
 1 READ FROM BIOS

MIOB_D0: RAM_CFG_0 0000 RFU 1000 RFU
 0001 8Mx32 BGA 1.8V 1001 RFU
 0010 RFU 1010 RFU
MIOB_D1: RAM_CFG_1 0011 RFU 1011 RFU
 0100 4Mx32 BGA 1.8V 1100 RFU
 0101 RFU 1101 RFU
MIOB_D8: RAM_CFG_2 0110 RFU 1110 RFU
 0111 RFU 1111 RFU
MIOB_D9: RAM_CFG_3 0011 16MX16

MIOB_D2: CRYSTAL_0 00 13.500 MHz
 01 14.31818 MHz
MIOB_D6: CRYSTAL_1 10 27.000 MHz
 11 UNKNOWN

MIOA_D7: TV_MODE_0 00 SECAM
 01 NTSC
MIOA_D10: TV_MODE_1 10 PAL
 11 CRT

MIOB_D4: PCI_DEVID_0
MIOB_D5: PCI_DEVID_1 1000 (default 0x00FC)
MIOB_D3: PCI_DEVID_2
MIOB_D11: PCI_DEVID_3 0111 G72MV

MIOA_D0: PEX_PLL_EN_TERM100 0 ENABLED
 1 DISABLED

MIOA_D6: 3GIO_PADCFG_LUT_ADDR[0] 0 DESKTOP
MIOA_D8: 3GIO_PADCFG_LUT_ADDR[1]
MIOA_D9: 3GIO_PADCFG_LUT_ADDR[2] 010 DEFAULT

MIOB_D7: MOBILE_GPIO 0 GPIO_PULLDN
 1 GPIO_FLOAT

For MEM strapping, Please use below table:
RAM_CFG[3:0] Config FB Bus Width Definitions
0000 16Mx16 DDR2 64-bit Elpida
0001 16Mx16 DDR2 64-bit Samsung
0010 16Mx16 DDR2 64-bit Infineon
0011 16Mx16 DDR2 64-bit Hynix
0100 32Mx16 DDR2 64-bit Elpida
0101 32Mx16 DDR2 64-bit Samsung
0110 32Mx16 DDR2 64-bit Infineon
0111 32Mx16 DDR2 64-bit Hynix

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title**G72M STRAPPING**

Size Document Number

Rev MP

Date: Thursday, March 30, 2006 Sheet 53 of 57

STRAPS, Mechanical Parts

Memory Type	R364_0	R93_1	R86_1	R91_1
Hynix256MB :	R364_0	R93_1	R86_1	R91_1
Hynix128MB :	R364_0	R370_0	R86_1	R91_1
Hynix64MB :	R85_1	R370_0	R86_1	R91_1

Memory Type	R364_0	R93_1	R86_1	R369_0
Infineon256MB :	R364_0	R93_1	R86_1	R369_0
Infineon128MB :	R364_0	R370_0	R86_1	R369_0
Infineon64MB :	R85_1	R370_0	R86_1	R369_0

The schematic shows several resistors connected to different signal pins. Key connections include:

- R357 (2KR2-GP G72) to MIOA_D1.
- R369 (10KR2J-3-GP G72_INFINEON) to MIOB_D0.
- R367 (10KR2J-3-GP DY) to MIOB_D1.
- R370 (10KR2J-3-GP G72_64_128MB_S) to MIOB_D8.
- R364 (10KR2J-3-GP G72_128_256MB_S) to MIOB_D9.
- R84 (2KR2-GP G72) to MIOB_D4.
- R79 (2KR2-GP G72) to MIOB_D5.
- R83 (2KR2-GP G72) to MIOB_D3.
- R76 (2KR2-GP D7) to MIOB_D11.
- R614 (2KR2-GP DY) to MIOA_D0.
- R75 (2KR2-GP G72) to MIOA_D6.
- R69 (2KR2-GP D7) to MIOA_D8.
- R65 (2KR2-GP D7) to MIOA_D9.
- R77 (2KR2-GP DY) to MIOB_D7.

Bit Signal	Values
MIOA_D1: SUB_VENDOR	0 NO_BIOS 1 READ FROM BIOS
MIOB_D0: RAM_CFG_0	0000 RFU 0001 8Mx32 BGA 1.8V 0010 RFU 0011 RFU 0100 4Mx32 BGA 1.8V 0101 RFU 0110 RFU 0111 RFU 0011 16MX16
MIOB_D1: RAM_CFG_1	1000 RFU 1001 RFU 1010 RFU 1011 RFU 1100 RFU 1101 RFU 1110 RFU 1111 RFU
MIOB_D8: RAM_CFG_2	
MIOB_D9: RAM_CFG_3	
MIOB_D2: CRYSTAL_0	00 13.500 MHz 01 14.31818 MHz 10 27.000 MHz 11 UNKNOWN
MIOB_D6: CRYSTAL_1	
MIOA_D7: TV_MODE_0	00 SECAM 01 NTSC 10 PAL 11 CRT
MIOA_D10: TV_MODE_1	
MIOB_D4: PCI_DEVID_0	
MIOB_D5: PCI_DEVID_1	1000 (default 0x00FC)
MIOB_D3: PCI_DEVID_2	
MIOB_D11: PCI_DEVID_3	0111 G72MV
MIOA_D0: PEX_PLL_EN_TERM100	0 ENABLED 1 DISABLED
MIOA_D6: 3GIO_PADCFG_LUT_ADDR[0]	0 DESKTOP 1 MOBILE
MIOA_D8: 3GIO_PADCFG_LUT_ADDR[1]	
MIOA_D9: 3GIO_PADCFG_LUT_ADDR[2]	010 DEFAULT
MIOB_D7: MOBILE_GPIO	0 GPIO_PULLDN 1 GPIO_FLOAT

For MEM strapping, Please use below table:

RAM_CFG[3:0]	Config	FB Bus Width	Definitions
0000	16Mx16 DDR2	64-bit	Elpida
0001	16Mx16 DDR2	64-bit	Samsung
0010	16Mx16 DDR2	64-bit	Infinion
0011	16Mx16 DDR2	64-bit	Hynix
0100	32Mx16 DDR2	64-bit	Elpida
0101	32Mx16 DDR2	64-bit	Samsung
0110	32Mx16 DDR2	64-bit	Infinion
0111	32Mx16 DDR2	64-bit	Hynix

峰創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

TitleG72M STRAPPING

SizeDocument NumberMYALL2RevMP

Date: Thursday, March 30, 2006Sheet53of57



[illegible]